NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
-
Updated
Oct 17, 2023 - Python
NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
Veriloggen: A Mixed-Paradigm Hardware Construction Framework
OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibility Observability Probability (COP), reconvergent path detection, and test point insertion.
Agentic Verilog testbench generation: a LangGraph multi-agent pipeline that writes HDL testbenches from natural language, catches structural faults with Pyverilog static analysis before simulation, and repairs them from structured feedback. 93% fault detection, measured by fault injection.
To associate your repository with the pyverilog topic, visit your repo's landing page and select "manage topics."