Skip to content
View affaniqbal9's full-sized avatar

Block or report affaniqbal9

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
affaniqbal9/README.md

Hi, I'm Affan Iqbal 👋

Design verification and digital design engineer with an M.S. in Computer Systems Engineering from the University of Houston (May 2026, GPA 3.8/4.0). I write RTL in Verilog and SystemVerilog, and I verify it in simulation before it reaches hardware.

Currently looking for Design Verification, RTL Design, and Digital Design Engineer roles.


🎓 Education

M.S. Computer and Systems Engineering — University of Houston (Aug 2024 – May 2026) · GPA: 3.8/4.0 Relevant coursework: Advanced Computer Architecture · Advanced Topics in Computer Architecture · Advanced Imaging Techniques

B.E. Information Technology — Osmania University (2020 – 2024) · Grade: A


🛠 Skills

Verification & RTL  |  Verilog · SystemVerilog · ModelSim · Intel Quartus Prime · Functional Verification · Testbench Design · RTL Design · FSM Design · Digital Logic

Computer Architecture & Circuits  |  Cache Design & Coherency Protocols · Instruction-Level Parallelism · Pipelining · VLSI · CMOS · LTSpice

Languages  |  Python · C++ · Java · JavaScript · SQL · HTML/CSS

Software  |  Django · Android SDK · Firebase · SQLite · Git


🚀 Featured Projects

ROM-Based Access Control (FPGA) FSM-driven password authentication in synchronous Verilog RTL with a ROM-stored password and LFSR-based timing. Verified in ModelSim, then synthesized and tested on a DE0-CV FPGA. Verilog ModelSim Intel Quartus Prime FPGA RTL FSM

4×4 DRAM Design – VLSI Transistor-level 4×4 DRAM in 180nm — 1T cells, 2-to-4 decoders, sense amplifiers, and CMOS D flip-flop row buffers, with FSM control for destructive read, automatic write-back, and refresh. Simulated in LTSpice at 1.8 V / 1 fF / 10 ps. LTSpice CMOS VLSI Semiconductor Memory FSM

Algorithm Visualizer Full-stack Django application visualizing 9 classic algorithms — 5 sorting, 2 searching, and BFS/DFS graph traversal — each implemented from scratch. Python Django JavaScript HTML/CSS SQLite


📜 Certifications

  • ☁️ AWS Academy Graduate — Cloud Foundations · Amazon Web Services, May 2023
  • ☁️ AWS Academy Graduate — Machine Learning Foundations · Amazon Web Services, May 2023
  • 🐍 PCAP – Programming Essentials in Python · Python Institute
  • 🔐 Google Cybersecurity Specialization · Google, Jan 2024
  • 🤖 AWS AI-ML Foundations Program · AICTE & EduSkills, May–Jul 2023

📬 Let's Connect

Portfolio Portfolio LinkedIn GitHub

Popular repositories Loading

  1. Algorithm-Visualizer Algorithm-Visualizer Public

    Full-stack Django app visualizing 9 classic algorithms - 5 sorting, 2 searching, BFS/DFS - each implemented from scratch, with step-by-step animations.

    HTML

  2. ROM-Access-Control ROM-Access-Control Public

    FSM-driven password authentication in Verilog RTL - verified in ModelSim, synthesized in Quartus, and tested on a DE0-CV FPGA.

    Verilog

  3. VLSI-DRAM-Project VLSI-DRAM-Project Public

    Transistor-level 4x4 DRAM array in 180nm CMOS - 1T cells, sense amplifiers, DFF row buffers, and FSM control for read, write-back and refresh. Simulated in LTSpice.

  4. affaniqbal9 affaniqbal9 Public

  5. affaniqbal9.github.io affaniqbal9.github.io Public

    HTML

  6. SafeCircle-Geofencing-Safety-Monitor SafeCircle-Geofencing-Safety-Monitor Public

    Geofencing safety monitor: STM32/Arduino tracker + Kotlin/Jetpack Compose Android app + Firebase.

    Kotlin