About

A Verilog-based RV32I single-cycle RISC-V SoC with Wishbone bus integration, GCC-compatible, verified with cocotb, deployed on multiple FPGAs, WIP RTL2GDSII flow with librelane