Pinned Loading

1. citation citation Public

   papers please citation generator

   JavaScript 6

2. caid__soc caid__soc Public

   A Verilog-based RV32I single-cycle RISC-V SoC with Wishbone bus integration, GCC-compatible, verified with cocotb, deployed on multiple FPGAs, WIP RTL2GDSII flow with librelane

   Verilog 1

3. uno-r4-logic-analyzer uno-r4-logic-analyzer Public

   A SUMP based uno r4 logic analyzer that supports a TFT display

   C++

4. schematic-previewer schematic-previewer Public

   generates a preview for a mindsutry schematic

   Java