An approximate logic synthesis tool under the maximum error constraint
-
Updated
Jan 21, 2026 - Verilog
An approximate logic synthesis tool under the maximum error constraint
To associate your repository with the maximum-error topic, visit your repo's landing page and select "manage topics."