Parameterized asynchronous FIFO in Verilog using Gray-coded pointers and 2-stage synchronizers for reliable clock domain crossing, with Full, Empty, Almost-Full and Almost-Empty flags.
verilog vivado fifo cdc vlsi digital-design metastability clock-domain-crossing vlsi-design vlsi-project asynchronous-fifo synchronizers grey-code almost-full almost-empty fifo-asynchronous
-
Updated
May 8, 2026 - Verilog