Pinned Loading

1. set_project set_project Public

   GF(2^128) Multiplier Project (Naive + Karatsuba) - Verilog Implementation for AES-GCM

   Verilog 1

2. RISC-V RISC-V Public

   full-custom-rv32i-asic-saed14nm

   Verilog

3. asic-implementations asic-implementations Public

   Bunch of ASIC projects showcasing varied fields of ASIC-Implementations

   Verilog

4. Round-Robin-Arbiter Round-Robin-Arbiter Public

   SystemVerilog hands-on work to familiarize verification environment

   SystemVerilog

5. Digital-IC-Design Digital-IC-Design Public

   Hierarchical implementation of digital combinational circuits using Cadence Virtuoso UMC-180nm CMOS process

6. Chipfoundry_challenge Chipfoundry_challenge Public

   Verilog