😁
Probably building AI for EDA
Entrepreneur, researcher, developer.
Silimate (YC S23) | Stanford PhD '23 | Princeton '18 | Allderdice '14
- Mountain View, CA
- akashlevy.com
- https://orcid.org/0000-0002-1013-6257
- akashlevy
- in/akashlevy
- @akashlevy
- akashlevy
Pinned Loading
-
-
-
povik/sv-elab
povik/sv-elab PublicSystemVerilog design elaborator into word-level netlist form
-
aionhw/xezim
aionhw/xezim PublicOpen-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.
-
-
NEM-Relay-CAD
NEM-Relay-CAD PublicParametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.






