Skip to content
View PrmBRana's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report PrmBRana

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
PrmBRana/README.md

Hi there, I'm Prem Bahadur Rana 👋

I am passionate about RISC-V architecture, VLSI design, semiconductor systems, embedded systems, and AI-driven technologies. My interests focus on bridging hardware innovation, research, and real-world applications.

🚀 Experience & Projects

🛰️ Slippers2Sat – Earthquake Precursor Detection Mission (EPDM)

I served as a mentor for the Slippers2Sat Earthquake Precursor Detection Mission (EPDM), which focuses on detecting possible earthquake precursors using Quad-Mag technology and noise-reduction techniques to analyze electromagnetic wave patterns.

The mission utilizes a 1U boomless CubeSat platform to monitor Ultra-Low Frequency (ULF) and Extremely Low Frequency (ELF) signals that may indicate anomalies in Earth’s magnetic field before seismic events. The Slippers2Sat 1U CubeSat was successfully launched from Hunan, China.

This project also aims to empower and uplift Nepal’s marginalized and indigenous Chepang community through technology and scientific engagement.

🍎 Fruit Recognition and Classification using YOLO

I led a machine learning project focused on the recognition and classification of fresh and rotten fruits using the YOLO (You Only Look Once) algorithm.

This project combined computer vision, machine learning, and web technologies to create practical solutions for agriculture and food quality assessment, helping bridge the gap between technology and agriculture.

⚙️ RISC-V Processor Design

Currently, I am designing and verifying a 5-stage pipelined RISC-V processor. I am strongly interested in:

  • RISC-V Architecture
  • FPGA
  • VLSI Design
  • Digital IC Design
  • ASIC Flow
  • Verification and Physical Design
  • Semiconductor Systems

🌱 Currently Learning

  • ASIC Design Flow (OpenROAD / OpenLane/Librelane)
  • Timing Analysis & Physical Design
  • ASIC Architecture & Verification
  • FPGA testing

📫 Interests

  • Open-source silicon
  • FPGA
  • RISC-V ecosystem
  • Chip design and fabrication
  • AI hardware and embedded systems
  • Space technology and scientific research

Popular repositories Loading

  1. Quad_PNI_RM3100_STM32F103C8_MT25QL01GBBB_Flash Quad_PNI_RM3100_STM32F103C8_MT25QL01GBBB_Flash Public

    C 1

  2. BMP180 BMP180 Public

    C++ 1

  3. PrmBRana PrmBRana Public

    1

  4. ESP8266-NodeMCU_WiFi ESP8266-NodeMCU_WiFi Public

    C

  5. BMP BMP Public

    C++

  6. HT HT Public

    C++