Skip to content
View Lomne22339's full-sized avatar
🏠
Working from home
🏠
Working from home
  • 08:37 (UTC -12:00)

Block or report Lomne22339

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. IIITD_Resources IIITD_Resources Public

    A curated collection of study resources, previous year papers, notes, assignments, labs, and projects for IIIT Delhi students.

    Jupyter Notebook 4

  2. P3b-cadence-45nm-MAC P3b-cadence-45nm-MAC Public

    : Full RTL-to-GDSII flow of an 8×8 MAC on 45 nm Cadence Genus/Tempus/Innovus with a debugging case study

    Verilog 1

  3. pd-learning-portfolio pd-learning-portfolio Public

    Hands-on VLSI and ASIC Physical Design projects covering Linux, Bash, TCL, Verilog, synthesis, STA, and Synopsys EDA tools.

    Verilog

  4. cell-viewer cell-viewer Public

    TypeScript

  5. P4-timing-closure-45nm P4-timing-closure-45nm Public

    Timing closure case study of an 8×8 MAC on Nangate FreePDK45 — quantifies library selection tradeoff, identifies architectural closure at 158.5 MHz

    Verilog

  6. P3a-synopsys-dc-65nm P3a-synopsys-dc-65nm Public

    Synopsys Design Compiler synthesis of an 8×8 MAC unit on STMicroelectronics 65 nm CORE65LPSVT — 424 cells, timing MET at 200 MHz with +1.58 ns positive slack

    Verilog