Popular repositories Loading
-
MemoryMappedSoC
MemoryMappedSoC PublicMemory-mapped SoC subsystem with a custom hardware accelerator in Verilog, developed incrementally from RTL design to FPGA-ready architecture.
Verilog 1
-
Low-Power-8-Bit-ALU-Using-Reversible-Logic-Gates
Low-Power-8-Bit-ALU-Using-Reversible-Logic-Gates Public> 8-bit ALU using Reversible Logic Gates >>Objective Design an 8-bit Arithmetic Logic Unit using reversible logic gates and document the complete CAD flow using Cadence tools.
-
-
crapi-api-security-lab
crapi-api-security-lab PublicTwo OWASP API Top 10 attacks (BOLA, JWT alg:none) that pass straight through a tuned ModSecurity WAF — showing where perimeter defence stops.
JavaScript
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.